

12

EUROPEAN PATENT APPLICATION

21 Application number: 89203059.4

51 Int. Cl.5: **H03K 17/687, H03K 17/08,**
H02M 1/08

22 Date of filing: 04.12.89

30 Priority: 15.12.88 IT 2295288

43 Date of publication of application:
 20.06.90 Bulletin 90/25

64 Designated Contracting States:
 DE FR GB NL SE


71 Applicant: **SGS-THOMSON**
MICROELECTRONICS s.r.l.
 Via C. Olivetti, 2
 I-20041 Agrate Brianza Milano(IT)

72 Inventor: **Palara, Sergio**
 Via Livorno, 103 Fraz, Acitrezza
 I-95021 Acicastello (Catania)(IT)
 Inventor: **Monaco, Paolo**
 Via Zenone, 8
 I-96016 Lentini (Siracusa)(IT)

74 Representative: **Mittler, Enrico et al**
 c/o Marchi & Mittler s.r.l. Viale Lombardia, 20
 I-20131 Milano(IT)

54 Generator of drive signals for transistors connected in a half-bridge configuration.

57 The generator of drive signals comprises a ramp generator (11) suitable for receiving a square waveform input signal and for converting it into an output signal variable between a lower level and an upper level with upward and downward ramps having a preset slope, a first comparator (21) with a non-inverting input connected to the output of said ramp generator (11) and an inverting input connected to a first reference signal source (23) and a second comparator (22) with an inverting input connected to the output of said ramp generator (11) and a non-inverting input connected to a second reference signal source (24).



EP 0 373 693 A2

Generator of drive signals for transistors connected in a half-bridge configuration

The present invention relates to a generator of drive signals for transistors connected in a half-bridge configuration.

It is known that the drive of transistors in a half-bridge circuit requires that from an input signal normally constituted by a variable duty-cycle square waveform there are obtained two waveforms at the same frequency of the input signal, with which there are separately driven respective final stages of drives for the upper transistor and for the lower transistor of the half-bridge.

It is necessary that the two waveforms be generated so as to take into account a fundamental requirement for the operation of the half-bridge, that is, they must be such as not to determine the simultaneous conduction of the two transistors, which would lead to the breakage of the transistors themselves.

More accurately, the activation of the two final stages must be alternated and there must exist "dead times" during which both stages are deactivated to allow the transistor previously in conduction to reach complete shut-off before the other starts to conduct.

It is thus necessary that the two waveforms include activation periods of their respective final stages in alternation to one another and of duration lower than the corresponding deactivation periods of the other waveform.

One currently known solution for the conversion of the input signal into two waveforms having the above requirements is based on the use of a signal processor, which operates in response to the leading and trailing edges of the input signal so as to define output signals whose activation periods are suitably reduced with respect to the deactivation ones.

However, a processor is a complex and expensive device which is not compatible with many usage requirements of the half-bridge circuit.

The object of the present invention is thus to accomplish a drive generator for a half-bridge circuit, which is to be simple, inexpensive and at the same time fully reliable.

A further object of the present invention is also that to accomplish a drive signal generator which allows a wide flexibility of variation in activation and deactivation times according to the requirements of use.

Yet another object is lastly that to accomplish a drive signal generator which may be integrated in a monolithic version.

In view of these objects the drive signal generator according to the present invention is characterized in that it comprises a ramp generator suitable

for receiving a square wave input signal and converting it into an output signal variable between a lower level and an upper level with upward and downward ramps having a preset slope, a first comparator with a non-inverting input connected to the output of said ramp generator and an inverting input connected to a first reference signal source to generate a first drive signal having activation periods whose duration is reduced with respect to those of deactivation and depending on the slope of said upward and downward ramps, and a second comparator with an inverting input connected to the output of said ramp generator and a non-inverting input connected to a second reference signal source to generate a second drive signal having activation periods alternated with those of said first drive signal and whose duration is reduced with respect to those of deactivation and depending on the slope of said upward and downward ramps.

One possible embodiment of the present invention is illustrated, as a non-limiting example, in the enclosed drawings, wherein:

Fig. 1 shows a block diagram of a generator of drive signals for half-bridge circuits according to the invention.

Fig. 2 shows a circuit diagram in greater detail of the ramp generator included in the generator of drive signals of Fig. 1;

Fig. 3 shows the curve over time of the principal signals operating in the generator of Fig. 1;

Fig. 4 shows an example of the application of two generators like that of Fig. 1 for driving the transistors of respective half-bridges of a bridge circuit used to control a direct current electric motor.

Fig. 1 shows a half-bridge circuit 1 formed by two NMOS power transistors 2 and 3 connected in series between a positive power supply terminal 4 and ground. An intermediate branch point 5 is, as usual, connected to the load under control. Recycling diodes 6 and 7 are connected in anti-parallel with respect to transistors 2 and 3.

Transistors 2 and 3 are controlled by respective final drive stages 8 and 9, which in turn are driven in alternation to one another by a drive signal generator 10 according to the present invention.

Generator 10 comprises in the first place a ramp generator 11, which receives an input signal Vi having square waveform with a variable duty cycle and can convert it into an output signal Vu having variable amplitude between a lower level and an upper level with upward and downward ramps having a preset slope. The waveforms of

signals V_i and V_u are shown in graph a) of Fig. 3.

A typical ramp generator 11 which may be used in the drive signal generator 10 of Fig. 1 is that illustrated in Fig. 2 and comprises a comparator 12 with a non-inverting input driven by the input signal V_i and inverting input connected to the circuit branch point 13, at which the output signal V_u is made available. The above circuit branch point 13 is connected to a positive power supply terminal 14 by means of a first current generator 15 and to ground by means of a second current generator 16, to which there is connected in series a switch 17 controlled by the collector of an NPN transistor 18, whose emitter is connected to ground and the base is connected to the output of comparator 12. The circuit branch point 13 is also connected to the emitter of a PNP transistor 19, whose collector is connected to ground and the base is supplied with a reference voltage V_r . The circuit branch point 13 is also connected to ground by means of an external capacitor 20.

The ramp generator of Fig. 2 operates as follows. The comparator 12 is so made as to keep transistor 18 on until the level of the input signal V_i is high. When it is on, transistor 18 keeps switch 17 open and thus the current generator 16 is inactive. Under these conditions the current I_1 of generator 15 charges the external capacitor 20, raising the voltage V_u across its terminals. Rise occurs with a slope which is in relation to the value of current I_1 and to the capacity of capacitor 20 and continues until voltage V_u is made to reach the maximum value which determines conduction of transistor 19 and the consequent discharge to ground of the current I_1 .

When the input signal V_i goes to a low level, comparator 12 interdicts on the other hand transistor 18, which closes switch 17 and thus activates current generator 16. Condenser 20 then discharges with current I_2 , causing voltage V_u to fall with a slope depending on the difference between currents I_2 and I_1 and on the capacity of capacitor 20. Descent continues until it reaches the minimum value which determines the new cut-out of transistor 19.

There is thus obtained for V_u the waveform illustrated in Fig. 3a, wherein, as has been seen, the slopes depend on the currents in generators 15 and 16 and on the capacity of capacitor 20. Since the currents in the generators are fixed, with techniques known to the designer, in relation to the ratios between reference voltages and resistances, such currents may be varied by introducing an adjustment of the resistances, say by "zener-zapping", if necessary even during the tests on the silicon strip. In this way it is possible to set right from the above tests the dead times required, as shall be seen, between the turn-on of one power

transistor and the turn-off of the previous one.

Returning to the overall diagram of Fig. 1, the output signal V_u of the ramp generator 11 is applied across the non-inverting input of a first hysteresis comparator 21 and across the inverting input of a second hysteresis comparator 22. Comparator 21 has the inverting input connected to a first source of reference voltage 23, which generates a reference voltage V_{r1} , and comparator 22 has the non-inverting input connected to a second source of reference voltage 24, which generates a reference voltage V_{r2} which is lower than the previous one. The outputs of comparators 21 and 22 are connected to the inputs of the final stages 8 and 9, respectively.

When the upward ramp of the signal V_u , which began as already seen from the leading edge of signal V_i , reaches the reference threshold V_{r1} set by source 23, comparator 21 changes state and its output signal V_1 , which up to that moment was at a low level, trips to a high level (Fig. 3b).

Comparator 21 returns to the original state, and consequently output signal V_1 trips to a low level, when voltage V_u decreases until it reaches the value V_{r1}' , lower than V_{r1} by a difference representative of the hysteresis of comparator 21.

The signal V_1 at the output of comparator 21, constituting the drive signal of the final stage 8, thus has the waveform illustrated in Fig. 3b, that is, it has a square waveform with activation periods A between the leading edge and the subsequent trailing edge whose duration is less than that of the alternated disactivation periods B.

The same signal V_u sent to the inverting input of comparator 22 determines, on the other hand, coincident with the reaching of threshold V_{r2} during the upward stage and with the reaching of threshold V_{r2}' during the downward stage, the formation of a drive signal V_2 with the waveform illustrated in Fig. 3c, that is, with activation periods C alternated with activation periods A of signal V_1 and in their turn having a duration which is less than that of the corresponding disactivation periods D.

From a comparison of the waveforms of the drive signals V_1 and V_2 (Figs 3b and 3c) it appears that the activation periods A and C of the above signals are alternated by dead times T_1 and T_2 which allow transistors 2 and 3 of the half-bridge circuit to turn themselves off with safety before the other transistor begins conduction.

The duration of the dead time T_1 is determined by the slope of the upward ramp of signal V_u and by the difference between the voltage thresholds V_{r1} and V_{r2} .

The duration of the dead time T_2 is in turn determined by the slope of the downward ramp of signal V_u and by the difference between the voltage thresholds V_{r1}' and V_{r2}' .

The two dead times T1 and T2 may therefore be varied by changing in the manner explained above the slope of the upward and downward ramps of signal Vu or by changing the reference voltages Vr1 and Vr2 or again by changing the hystereses (Vr1-Vr1', Vr2-Vr2') of comparators 21 and 22.

The upper and lower final stages 8 and 9 may be accomplished according to standard configurations of different types (push-pull, totem pole, etc.) and may drive bipolar, power MOS or HIMOS transistors.

Naturally two pairs of drive signal generators according to the invention 10; 110 may be used for piloting by means of respective final stages 8, 9; 108, 109 respective half-bridges 1; 101 which constitute a bridge circuit 200 used for controlling a load, such as for example a direct current electric motor 201 (Fig. 4).

In such a case, assuming that the drive system is of the non-symmetrical type, that is that transistors 8, 108, equal to one another, are not of the same type as transistors 9, 109, in their turn equal to one another, it may be feared that, with an input signal Vi having a 50% duty cycle, the condition of motor stoppage does not occur. In order not to have problems it is, however, sufficient, to arrange for drive signals V1, V2; V3, V4 to determine dead times T1 = T3 and T2 = T4. The bridge circuit then operates correctly.

Claims

1. Generator of drive signals for transistors connected in a half-bridge configuration, characterized in that it comprises a ramp generator (11) suitable for receiving a square wave input signal and converting it into an output signal variable between a lower level and an upper level with upward and downward ramps having a preset slope, a first comparator (21) with a non-inverting input connected to the output of said ramp generator (11) and an inverting input connected to a first reference signal source (23) to generate a first drive signal having activation periods whose duration is reduced with respect to those of disactivation and depending on the slope of said upward and downward ramps, and a second comparator (22) with an inverting input connected to the output of said ramp generator (11) and a non-inverting input connected to a second reference signal source (24) to generate a second drive signal having activation periods alternated with those of said first drive signal and whose duration is reduced with respect to those of disactivation and depending on the slope of said upward and downward ramps.

2. Generator of drive signals according to claim 1, characterized in that said comparators (21, 22) are of the hysteresis type.

3. Generator of drive signals according to claim 1, characterized in that said ramp generator (11) comprises a comparator (12) with a non-inverting input fed with said input signal and an inverting input connected to an intermediate branch point (13) between a first current generator (15) and a second current generator (16) controlled by a switch (17) driven by the output of said comparator (12), said intermediate branch point (13) being connected to a capacitor (20) which may be charged at a voltage constituting said output signal of ramp generator (11), there being provided means (19) for determining said upper and lower limits of said output voltage.

4. Generator of drive signals according to claim 3, characterized in that said means (19) are constituted by a transistor (19) connected between said inverting input of comparator (12) and ground and having the base polarized with a preset reference voltage.

5. Generator of drive signals according to claim 1, characterized in that it is accomplished in the form of a monolithic integrated circuit.

Fig. 1




Fig. 2




Fig. 3




Fig. 4

